

## N-Channel Enhancement Mode Power MOSFET

### Description

The PT FGEP-ES uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS} = 30V, I_D = 120A$   
 $R_{DS(ON)} < 3.5m\Omega @ V_{GS} = 10V$  (Typ: 3.0m $\Omega$ )
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### Application


- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

**100% UIS TESTED!**


**100%  $\Delta V_d$ s TESTED!**



Schematic diagram



Marking and pin assignment



TO-252-2L top view

### Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
PT FGEP-ES	PT FGEP-ES	TO-252-2L	-	-	-

### Absolute Maximum Ratings ( $T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	120	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	84	A
Pulsed Drain Current	$I_{DM}$	400	A
Maximum Power Dissipation	$P_D$	120	W
Single pulse avalanche energy (Note 5)	$E_{AS}$	350	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction-to-Case(Note 2)	$R_{\theta JC}$	1.25	$^{\circ}C/W$
--	-----------------	------	---------------

### Electrical Characteristics ( $T_A=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	30	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=30V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1	1.6	3	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$	-	3.0	3.5	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=10V, I_D=20A$	50	-	-	S
<b>Dynamic Characteristics (Note4)</b>						
Input Capacitance	$C_{ISS}$	$V_{DS}=25V, V_{GS}=0V,$ $F=1.0MHz$		3550		PF
Output Capacitance	$C_{OSS}$			1350		PF
Reverse Transfer Capacitance	$C_{RSS}$			120		PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	$t_{d(on)}$	$V_{GS}=10V, V_{DS}=20V$ $RL=0.75\Omega, R_{GEN}=3\Omega$	-	11	-	nS
Turn-on Rise Time	$t_r$		-	10	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	38	-	nS
Turn-Off Fall Time	$t_f$		-	11	-	nS
Total Gate Charge	$Q_g$	$V_{GS}=10V, V_{DS}=15V, I_D=20A$		48		nC
Gate-Source Charge	$Q_{gs}$			11		nC
Gate-Drain Charge	$Q_{gd}$			10		nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{SD}$	$V_{GS}=0V, I_S=20A$	-	-	1.2	V
Diode Forward Current (Note 2)	$I_S$	-	-	-	120	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^{\circ}C, I_F = 20A$ $di/dt = 100A/\mu s$ (Note3)	-	21	-	nS
Reverse Recovery Charge	$Q_{rr}$		-	58	-	nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

### Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_J=25^{\circ}C, V_{DD}=15V, V_G=10V, L=0.5mH, R_g=25\Omega$



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9  $BV_{DSS}$  vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10  $V_{GS(th)}$  vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance

