

## N-Channel Enhancement Mode Power MOSFET

### Description

The HM10N06Q uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS} = 60V, I_D = 10A$   
 $R_{DS(ON)} < 45m\Omega @ V_{GS} = 10V$
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### Application


- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

**100% UIS TESTED!**

**100%  $\Delta V_{ds}$  TESTED!**



Schematic diagram



DFN 3x3 EP top view

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM10N06Q	HM10N06Q	DFN3X3-8L	-	-	-

### Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	10	A
Drain Current-Continuous ( $T_C = 100^\circ C$ )	$I_D (100^\circ C)$	7	A
Pulsed Drain Current	$I_{DM}$	30	A
Maximum Power Dissipation	$P_D$	40	W
Derating factor		0.27	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	$E_{AS}$	72	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

**Thermal Characteristic**

Thermal Resistance, Junction-to-Case(Note 2)	$R_{\theta JC}$	3.7	$^{\circ}C/W$
--	-----------------	-----	---------------

**Electrical Characteristics ( $T_C=25^{\circ}C$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	60	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=60V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	-	3.0	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=10A$	-	37	45	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=5V, I_D=4.5A$	11	-	-	S
<b>Dynamic Characteristics (Note4)</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=30V, V_{GS}=0V,$ $F=1.0MHz$	-	500	-	PF
Output Capacitance	$C_{oss}$		-	60	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	25	-	PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=30V, I_D=2A, R_L=6.7\Omega$ $V_{GS}=10V, R_G=3\Omega$	-	5	-	nS
Turn-on Rise Time	$t_r$		-	2.6	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	16.1	-	nS
Turn-Off Fall Time	$t_f$		-	2.3	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=30V, I_D=4.5A,$ $V_{GS}=10V$	-	14	-	nC
Gate-Source Charge	$Q_{gs}$		-	2.9	-	nC
Gate-Drain Charge	$Q_{gd}$		-	5.2	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{SD}$	$V_{GS}=0V, I_S=10A$	-	-	1.2	V
Diode Forward Current (Note 2)	$I_S$		-	-	10	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^{\circ}C, I_F = 10A$ $di/dt = 100A/\mu s(\text{Note3})$	-	35	-	nS
Reverse Recovery Charge	$Q_{rr}$		-	53	-	nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_J=25^{\circ}C, V_{DD}=30V, V_G=10V, L=0.5mH, R_g=25\Omega$

### Test Circuit


#### 1) $E_{AS}$ test Circuit



#### 2) Gate charge test Circuit



#### 3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4  $R_{ds(on)}$ -Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3  $R_{ds(on)}$ - Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9  $BV_{DSS}$  vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10  $V_{GS(th)}$  vs Junction Temperature






Figure 11 Normalized Maximum Transient Thermal Impedance

DFN3X3 EP Package Information



DIM.	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0,700	0,80	0,900	0,0276	0,0315	0,0354
A1	0,00	---	0,05	0,000	---	0,002
b	0,24	0,30	0,35	0,009	0,012	0,014
c	0,10	0,152	0,25	0,004	0,006	0,010
D	3,00 BSC			0,118 BSC		
D1	2,35 BSC			0,093 BSC		
E	3,20 BSC			0,126 BSC		
E1	3,00 BSC			0,118 BSC		
E2	1,75 BSC			0,069 BSC		
E3	0,575 BSC			0,023 BSC		
e	0,65 BSC			0,026 BSC		
L	0,30	0,40	0,50	0,0118	0,0157	0,0197
L1	0	---	0,100	0	---	0,004
θ1	0°	10°	12°	0°	10°	12°